Rothko: A three dimensional FPGA architecture, its fabrication, and design tools

نویسندگان

  • Miriam Leeser
  • Waleed Meleis
  • Mankuan Michael Vai
  • Paul M. Zavracky
چکیده

We are designing and plan to fabricate a 3-dimensional field programmable gate array. The three dimensional technology, developed at Northeastern University, is based on transferred circuits with interconnections between layers of active devices. Interconnections are in metal, and can be placed anywhere on the chip. Our FPGA architecture, called Rothko, extends the Routing and Logic Block (RLB) model developed for the Triptych architecture [1]. This model is similar to a sea-of-gates model where individual cells can be used for routing or logic. We extend this to three dimensions by adding connections to each RLB from above and below. This makes our architecture truly 3-D with each logic block having connections to logic blocks on other layers. In this paper we present the architecture of a two layer RLB, discuss the 3-D technology we use, and discuss CAD tools for mapping designs onto Rothko.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Rothko: A Three-Dimensional FPGA

and utilization in field-programmable logic requires new FPGA architectures. Problems with existing architectures include low resource utilization, routing congestion, high interconnect delay, and insufficient I/O connections. At Northeastern University, we have developed a novel three-dimensional FPGA architecture called Rothko, aimed at solving some of these problems. The technology underlyin...

متن کامل

Three-Dimensional Field-Programmable Gate Arrays

Motivated b y improving FPGA performance, we propose a new three-dimensional (3U) FPGA architecture, along with a fabrication methodology. We analyze the expected manufacturing y i e l d , and raise seuera1 physical-design issues in the new 30 paradigm. Our techniques also have good implications for resource utilization, physical size, and power consumption.

متن کامل

Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...

متن کامل

مدل عملکردی تحلیلی FPGA برای پردازش با قابلیت پیکربندی مجدد

Optimizing FPGA architectures is one of the key challenges in digital design flow. Traditionally, FPGA designers make use of CAD tools for evaluating architectures in terms of the area, delay and power. Recently, analytical methods have been proposed to optimize the architectures faster and easier. A complete analytical power, area and delay model have received little attention to date. In addi...

متن کامل

FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing

This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1997